rtl Architecture Reference
[Model of ALTRO chip]

Inheritance diagram for rtl:
Inheritance graph
[legend]
Collaboration diagram for rtl:
Collaboration graph
[legend]

List of all members.



Signals

decode_i  std_logic
 Decoded bus.
exec_i  std_logic
 Execute.
exrdo_i  std_logic
 Execute read-out.
h_err0_i  std_logic
 Hamming error 0.
h_abt0_i  std_logic
 Hamming abort 0.
h_err1_i  std_logic
 Hamming error 1.
h_abt1_i  std_logic
 Hamminb abort 1.
idle_i  std_logic
 In idle state.
rdo_done_i  std_logic
 Read-out done.

Component Instantiations

i_rdo intrdoh <Entity intrdoh>
 Read-out interface.
i_rec intrech <Entity intrech>

Detailed Description

Controller


Member Data Documentation

decode_i std_logic [Signal]

Decoded bus.

exec_i std_logic [Signal]

Execute.

exrdo_i std_logic [Signal]

Execute read-out.

h_abt0_i std_logic [Signal]

Hamming abort 0.

h_abt1_i std_logic [Signal]

Hamminb abort 1.

h_err0_i std_logic [Signal]

Hamming error 0.

h_err1_i std_logic [Signal]

Hamming error 1.

i_rdo intrdoh [Component Instantiation]

Read-out interface.

i_rec intrech [Component Instantiation]
idle_i std_logic [Signal]

In idle state.

rdo_done_i std_logic [Signal]

Read-out done.


The documentation for this class was generated from the following file:
Generated by  doxygen 1.6.2-20100208