rtl Architecture Reference

Inheritance diagram for rtl:

[legend]

Collaboration diagram for rtl:

[legend]

List of all members.

Processes
fsm	( clk , rstb )
veto_it	( clk , rstb )
keep_rs	( clk , rstb )
Types
state_t	( idle , generate_l0 , wait_to_l1 , generate_l1 , wait_to_l2 , generate_l2 , finish )
veto_t	( wait_l0 , got_l0 , seen_l0 , got_l1 , seen_l1 , got_l2 )
Signals
veto_i	veto_t
state_i	state_t
filter_l0_i	std_logic
l0_i	std_logic
l1b_i	std_logic
l2b_i	std_logic
l0_out_i	std_logic
l1b_out_i	std_logic
l2b_out_i	std_logic
busy_i	std_logic
cnt_l0_dur_i	integer range 0 to 2 **4
cnt_l1_wait_i	integer range 0 to 2 **16
cnt_l1_dur_i	integer range 0 to 2 **4
cnt_l2_wait_i	integer range 0 to 2 **16
cnt_l2_dur_i	integer range 0 to 2 **4
l1_timeout_i	integer range 0 to 2 **16
l2_timeout_i	integer range 0 to 2 **16
here_i	boolean
l0_only_i	boolean
l1r_i	std_logic
l1r_ii	std_logic
l2r_i	std_logic
l2r_ii	std_logic
Component Instantiations
filter	glitch_filter <Entity glitch_filter>

---

Member Function Documentation

[Process]

fsm		( clk ,
		rstb )

[Process]

keep_rs		( clk ,
		rstb )

[Process]

veto_it		( clk ,
		rstb )

---

Member Data Documentation

busy_i std_logic [Signal]

cnt_l0_dur_i integer range 0 to 2 **4 [Signal]

cnt_l1_dur_i integer range 0 to 2 **4 [Signal]

cnt_l1_wait_i integer range 0 to 2 **16 [Signal]

cnt_l2_dur_i integer range 0 to 2 **4 [Signal]

cnt_l2_wait_i integer range 0 to 2 **16 [Signal]

filter glitch_filter [Component Instantiation]

filter_l0_i std_logic [Signal]

here_i boolean [Signal]

l0_i std_logic [Signal]

l0_only_i boolean [Signal]

l0_out_i std_logic [Signal]

l1_timeout_i integer range 0 to 2 **16 [Signal]

l1b_i std_logic [Signal]

l1b_out_i std_logic [Signal]

l1r_i std_logic [Signal]

l1r_ii std_logic [Signal]

l2_timeout_i integer range 0 to 2 **16 [Signal]

l2b_i std_logic [Signal]

l2b_out_i std_logic [Signal]

l2r_i std_logic [Signal]

l2r_ii std_logic [Signal]

state_i state_t [Signal]

state_t ( idle , generate_l0 , wait_to_l1 , generate_l1 , wait_to_l2 , generate_l2 , finish ) [Type]

veto_i veto_t [Signal]

veto_t ( wait_l0 , got_l0 , seen_l0 , got_l1 , seen_l1 , got_l2 ) [Type]

---

The documentation for this class was generated from the following file:

• bc/fmdd/trigger_box/trigger_box.vhd