Main Page
Modules
Namespaces
Design Unit List
Files
Directories
Class List
Design Units
Design Unit Hierarchy
Design Unit Members
slave_rx Member List
This is the complete list of members for
slave_rx
, including all inherited members.
bc_rst
slave_rx
[Port]
clear
slave_rx
[Port]
clk
slave_rx
[Port]
clr_cnt_i
rtl
[Signal]
cnt_8
slave_rx
[Port]
cnt_i
rtl
[Signal]
counter
(clk, rstb)
rtl
[Process]
csr1_clr
slave_rx
[Port]
data
slave_rx
[Port]
data_par_in
slave_rx
[Port]
en_cnt_i
rtl
[Signal]
en_fec_rx
slave_rx
[Port]
en_reg_i
rtl
[Signal]
enable
slave_rx
[Port]
finish_rx
slave_rx
[Port]
ieee
slave_rx
[Library]
ierr_rx
slave_rx
[Port]
ierr_rx_i
rtl
[Signal]
numeric_std
slave_rx
[Package]
nx_st_i
rtl
[Signal]
output
(clk, rstb)
rtl
[Process]
reg_add
slave_rx
[Port]
reg_add_i
rtl
[Signal]
register_config
slave_rx
[Package]
rstb
slave_rx
[Port]
rx_fsm
(st_i, scl, sda_in, en_fec_rx, cnt_8, ierr_rx_i)
rtl
[Process]
scl
slave_rx
[Port]
sda_in
slave_rx
[Port]
sda_out
slave_rx
[Port]
sel_rx
slave_rx
[Port]
ST_ACK_1
rtl
[Constant]
ST_ACK_2
rtl
[Constant]
st_i
rtl
[Signal]
ST_IDLE
rtl
[Constant]
ST_START
rtl
[Constant]
ST_STORE_DT
rtl
[Constant]
ST_WAIT_DT
rtl
[Constant]
ST_WAIT_STOP
rtl
[Constant]
state
slave_rx
[Port]
state_t
rtl
[Type]
std_logic_1164
slave_rx
[Package]
update_state
(clk, rstb)
rtl
[Process]
we
slave_rx
[Port]
Generated by
1.6.2-20100208