

Processes | |
| SHIFT_REGISTER | ( CLK , rst , SE , DIN , LD ) |
Signals | |
| pre_Q | std_logic_vector ( ( reg_width -1 ) downto 0 ) := ( others = > ' 0 ' ) |
Attributes | |
| preserve | boolean |
| preserve | true |
| SHIFT_REGISTER | ( CLK , | |
| rst , | ||
| SE , | ||
| DIN , | ||
| LD ) |
preserve true [Attribute] |
preserve boolean [Attribute] |
1.6.2-20100208