Processes | |
PROCESS_18 | ( rcu_clk , reset ) |
Signals | |
count | std_logic_vector ( 2 downto 0 ) := ( others = > ' 1 ' ) |
count2 | std_logic_vector ( 2 downto 0 ) := ( others = > ' 0 ' ) |
inv_clk90 | std_logic |
tmp_clk | std_logic |
tmp_clk2 | std_logic |
tmp_clk3 | std_logic |
msm2_clk_div_pack | std_logic |
tmp_clk4 | std_logic |
PROCESS_18 | ( rcu_clk , | |
reset ) |
count std_logic_vector ( 2 downto 0 ) := ( others = > ' 1 ' ) [Signal] |
count2 std_logic_vector ( 2 downto 0 ) := ( others = > ' 0 ' ) [Signal] |
inv_clk90 std_logic [Signal] |
msm2_clk_div_pack std_logic [Signal] |
tmp_clk std_logic [Signal] |
tmp_clk2 std_logic [Signal] |
tmp_clk3 std_logic [Signal] |
tmp_clk4 std_logic [Signal] |