fec_address Entity Reference

Inheritance diagram for fec_address:

[legend]

Collaboration diagram for fec_address:

[legend]

List of all members.

Architectures
rtl_direct	Architecture
rtl_full	Architecture
rtl_minimal	Architecture
Libraries
ieee
Packages
std_logic_1164
numeric_std
Ports
clk	in std_logic
rstb	in std_logic
scl	in std_logic
sda_in	in std_logic
cnt_8	in std_logic
data_par	in std_logic_vector ( 7 downto 0 )
hadd	in std_logic_vector ( 4 downto 0 )
finish_tx	in std_logic
finish_rx	in std_logic
enable	out std_logic
clear	out std_logic
en_fec_tx	out std_logic
en_fec_rx	out std_logic
sda_out	out std_logic
sel_fec_add	out std_logic
bcast	out std_logic
slctr	out std_logic
for_us	out std_logic
state	out std_logic_vector ( 3 downto 0 )

---

Member Data Documentation

bcast out std_logic [Port]

clear out std_logic [Port]

clk in std_logic [Port]

cnt_8 in std_logic [Port]

data_par in std_logic_vector ( 7 downto 0 ) [Port]

en_fec_rx out std_logic [Port]

en_fec_tx out std_logic [Port]

enable out std_logic [Port]

finish_rx in std_logic [Port]

finish_tx in std_logic [Port]

for_us out std_logic [Port]

hadd in std_logic_vector ( 4 downto 0 ) [Port]

ieee library [Library]

numeric_std package [Package]

rstb in std_logic [Port]

scl in std_logic [Port]

sda_in in std_logic [Port]

sda_out out std_logic [Port]

sel_fec_add out std_logic [Port]

slctr out std_logic [Port]

state out std_logic_vector ( 3 downto 0 ) [Port]

std_logic_1164 package [Package]

---

The documentation for this class was generated from the following file:

• bc/bc_core/slave/fec_address/fec_address.vhd