Architectures | |
arch_sipo | Architecture |
Libraries | |
IEEE | |
Packages | |
std_logic_1164 | |
Generics | |
reg_wid | integer := 8 |
Ports | |
CLK | in std_logic |
rst | in std_logic |
SE | in std_logic |
SI | in std_logic |
SO | out std_logic |
DOUT | out std_logic_vector ( ( reg_wid -1 ) downto 0 ) |
CLK in std_logic [Port] |
IEEE library [Library] |
reg_wid integer := 8 [Generic] |
rst in std_logic [Port] |
SE in std_logic [Port] |
SI in std_logic [Port] |
SO out std_logic [Port] |
std_logic_1164 package [Package] |