vital_pll_atom Architecture Reference

Inheritance diagram for vital_pll_atom:

[legend]

Collaboration diagram for vital_pll_atom:

[legend]

List of all members.

Processes
VITALtiming	( clk_ipd )
edge_count	( )
toggle1	( )
toggle2	( )
gen_clkout1	( )
gen_clkout2	( )
Signals
clk_ipd	std_logic
clklock1_half_period	TIME
clklock2_half_period	TIME
new_inclk1	STD_LOGIC
new_inclk2	STD_LOGIC
start_inclk	STD_LOGIC
clklock_rising_edge_count	INTEGER := 0
clklock_cycle	TIME
clklock_duty_cycle	TIME
clklock_last_rising_edge	TIME
clklock_last_falling_edge	TIME
clock1_count	INTEGER := -1
clock2_count	INTEGER := -1
clklock_lock	BOOLEAN := TRUE
locked_tmp0	STD_LOGIC := ' 0 '
locked_tmp1	STD_LOGIC := ' 0 '
clk0_multiply_by	INTEGER := 1
Attributes
VITAL_LEVEL0	TRUE

---

Member Function Documentation

edge_count ( ) [Process]

gen_clkout1 ( ) [Process]

gen_clkout2 ( ) [Process]

toggle1 ( ) [Process]

toggle2 ( ) [Process]

[Process]

VITALtiming

( clk_ipd )

---

Member Data Documentation

clk0_multiply_by INTEGER := 1 [Signal]

clk_ipd std_logic [Signal]

clklock1_half_period TIME [Signal]

clklock2_half_period TIME [Signal]

clklock_cycle TIME [Signal]

clklock_duty_cycle TIME [Signal]

clklock_last_falling_edge TIME [Signal]

clklock_last_rising_edge TIME [Signal]

clklock_lock BOOLEAN := TRUE [Signal]

clklock_rising_edge_count INTEGER := 0 [Signal]

clock1_count INTEGER := -1 [Signal]

clock2_count INTEGER := -1 [Signal]

locked_tmp0 STD_LOGIC := ' 0 ' [Signal]

locked_tmp1 STD_LOGIC := ' 0 ' [Signal]

new_inclk1 STD_LOGIC [Signal]

new_inclk2 STD_LOGIC [Signal]

start_inclk STD_LOGIC [Signal]

VITAL_LEVEL0 TRUE [Attribute]

Reimplemented in flex10ke_pll.

---

The documentation for this class was generated from the following file:

• flex10ke/flex10ke_atoms.vhd